The ITB Journal
Volume 7

Issue 1

Article 4

2006

SoC Test: Trends and Recent Standards
Michael Higgins
Ciaran MacNamee

Follow this and additional works at: https://arrow.tudublin.ie/itbj
Part of the Electrical and Computer Engineering Commons

Recommended Citation
Higgins, Michael and MacNamee, Ciaran (2006) "SoC Test: Trends and Recent Standards," The ITB
Journal: Vol. 7: Iss. 1, Article 4.
doi:10.21427/D7PN0Z
Available at: https://arrow.tudublin.ie/itbj/vol7/iss1/4

This Article is brought to you for free and open access by
the Ceased publication at ARROW@TU Dublin. It has
been accepted for inclusion in The ITB Journal by an
authorized administrator of ARROW@TU Dublin. For more
information, please contact arrow.admin@tudublin.ie,
aisling.coyne@tudublin.ie.
This work is licensed under a Creative Commons
Attribution-Noncommercial-Share Alike 4.0 License

ITB Journal

SoC Test: Trends And Recent Standards.
Michael Higgins and Ciaran MacNamee.
Circuits and Systems Research Centre (CSRC),
University of Limerick.
Email: Michael.Higgins@ul.ie

Abstract
The well-known approaching test cost crisis, where semiconductor test costs begin to
approach or exceed manufacturing costs has led test engineers to apply new solutions to the
problem of testing System-On-Chip (SoC) designs containing multiple IP (Intellectual
Property) cores. While it is not yet possible to apply generic test architectures to an IP core
within a SoC, the emergence of a number of similar approaches, and the release of new
industry standards, such as IEEE 1500 and IEEE 1450.6, may begin to change this situation.
This paper looks at these standards and at some techniques currently used by SoC test
engineers. An extensive reference list is included, reflecting the purpose of this publication as
a review paper.
1. INTRODUCTION.
With the recent approval and acceptance of the IEEE 1500 standard for the test of core-based
integrated circuits and the IEEE 1450.6 standard for CTL (core test language), it is an
appropriate time to review what techniques and standards are currently being used by industry
including some that are compatible with these two IEEE standards. Section two of this paper
documents a selection of the different types of ATE (Automated Test Equipment) that are
available and how these ATE approaches are influenced by cost and functionality. Section
three describes some SoC test architectures that have been used by industry in advance of the
publication of the IEEE 1500 standard. TESTRAIL and AMBA focus on TAM (Test Access
Mechanism) development, whereas TESTSHELL and TESTCOLLAR focus on core test
wrapper development. It is also shown how the ETM10 by ARM has had the IEEE 1500
wrapper built around its core. Software tools and test vector compression techniques that have
been used are presented in section four, which include schemes such as IBMs STUMPS,
Philips TR-Architect, SmartBIST and IEEE 1450.6. Section five gives a general overview of
embedded memory test. Embedded memory test is in itself a challenge and some approaches
to its testing are described depicting its significance in the overall SoC test area. The
embedded memory test section includes techniques such as: Fault Modelling, BIST (Built In
Self Test), BISR (Built In Self Repair) and image processing techniques. Section six briefly
outlines examples of how industry has already adopted the IEEE 1500 and IEEE 1450.6
standards.
2. CURRENT ATE APPROACHES.
ATE systems can be broadly categorised into three types: Conventional ‘Big Iron’ testers
(typically costs above $1,000,000), ‘Middle Iron’ testers (costs range between $399,000 and
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$1,000,000 [1]), and Low cost DFT focused testers (Teseda’s V500 approximate cost is
$60000 [2]). To understand the role of an ATE it is useful to understand the difference
between structural and functional testing. Structural testing involves developing a set of test
vectors to detect specific faults that may have been introduced in the design by errors such as
DSM (Deep Sub Micron) effects and processing defects. By applying specific test vectors to a
circuit, and then capturing and comparing the actual responses against the expected responses
is what is known as functional testing. ‘Big Iron’ testers are designed to test the device
functionally; at speed functional testing is performed at every pin. An example of a ‘Big Iron’
ATE is the Teradyne Catalyst [3]. ‘Middle Iron’ testers combine structural and functional
testing. Some tradeoffs in speed, performance or flexibility are made with ‘Middle Iron’
testers in comparison to the ‘Big Iron’ testers such that overall ATE cost is reduced. An
example of a ‘Middle Iron’ tester is the Agilent 93000 [4]. Low cost DFT (Design For Test)
focused testers have limited or no functional test capabilities, they are designed to support test
methodologies such as boundary scan or BIST. This type or architecture does not have as high
a level of flexibility and accuracy as the ‘Big Iron’ and ‘Middle Iron’ testers but can have a
lower cost due to its reduced flexibility and accuracy. The software of a DFT focused tester
can play a more pertinent role than the hardware itself. In the case of Teseda’s V500 [5],
IEEE 1450 STIL (Standard Test Interface Language) is used which provides an interface
between digital test generation tools and test equipment.
Multi-site testing is an effective and popular way to increase throughput and reduce the cost
of test [6]. Multi-site testing is described as testing multiple instances of the same SoC in
parallel on a single ATE. In addition to the reduction of test cost by multi-site testing it has
also been noted that increasing the vector memory depth is more cost effective than increasing
the number of ATE channels [6]. The Tiger test system by Teradyne takes advantage of the
benefits of multi-site testing by incorporating multi-site test for complex devices.

The

economic advantages of combining multi-site testing with reduced pin-count test, low channel
cost ATE and bandwidth matching are explored by [7] where it is found that the multi-site test
approach had more benefits than the single-site test approach.
A method is described by [8] where ATE and EDA (Electronic Design Automation) tools are
linked to identify and diagnose failures at layout level. In this approach the ATE and EDA
tools share the EDA IC design database and ATE failure datalog to determine a failure and
then identify the location and cause of the failure.
STEPS (Software-based Test Environment for P1500 compliant SoCs) [9] is based on the
concept that the ATE is not considered as an initiator applying vectors to SoC test pins but a
target comprising of a bank of 32 bit test data and control commands. Using STEPS the SoC
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can act as the active component and the ATE as the passive component. STEPS has the
advantage that the test program is executed at the system speed and is not limited by the ATE
frequency.

3.

SOC TEST ARCHITECTURES.

a)

IEEE 1500

The IEEE 1500 standard was approved in late March 2005 after the IEEE P1500 SECT was
started ten years earlier in 1995. The scope of the standard defines a mechanism for the test of
core designs within a SoC. This mechanism constitutes a hardware architecture and leverages
the CTL to facilitate communication between core designers and core integrators [10]. The
IEEE 1500 has two levels of compliance: a wrapped and unwrapped compliance. The
wrapped compliance caters for a core that comes with an IEEE 1500 wrapper function and a
CTL program. The unwrapped compliance refers to a core that does not have an (complete)
IEEE 1500 wrapper but does have a CTL description. The IEEE 1500 is independent of the
functionality of the IC or the embedded cores. The IEEE 1500 is a new standard, but it has
been widely anticipated and discussed for a number of years, so this paper attempts to look at
some other industrial SoC test techniques and attempts to outline their levels of compatibility
with the IEEE 1500.
b)

Philips TESTRAIL

The scalable and flexible TAM TESTRAIL developed by Philips can provide access to one or
more cores. A SoC may contain more than one TESTRAIL each of varying bandwidth
determined by the width of the TESTRAIL [11]. The TESTRAIL approach attempts to
combine both the strengths of TESTBUS and BST (Boundary Scan Test) [12]. BST is the
IEEE 1149.1 standard for test access port and boundary scan architecture. The TESTBUS
architecture allows the cores under test to be directly accessed from the pins of the IC. The
TESTBUS approach can have one or more TESTBUSs per SoC similar to TESTRAIL so that
tradeoffs can be made between silicon area and test time [12]. Similar to BST, multiple cores
can be daisy-chained into one TESTRAIL. The TESTRAIL architecture is therefore a
combination of daisychain and distribution architectures. A daisychain architecture can be
achieved using only one TESTRAIL, whereas a distribution architecture can be implemented
using more than one TESTRAIL where each TESTRAIL acts independently [13]. A
TESTRAIL example is shown in figure 1. Core A has a private TESTRAIL of 16 bits, while
the TESTRAILs both 16 bits of core B and C is concatenated. The two TESTRAILs from
core A and from core B and C are then multiplexed back onto one single 16-bit TESTRAIL.
Figure 1 is an example of the flexibility of TESTRAIL.
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Figure 6: TESTRAIL Example Architecture [11, 14]
c)

TESTSHELL & TESTCOLLAR

Other hardware approaches that have been used to test SoCs are TESTSHELL [14] and
TESTCOLLAR [15]. These two approaches are considered similar to the recently approved
IEEE 1500 due to the scalability of their TAMs [12]. A TESTSHELL example used in
conjunction with TESTRAIL is shown in figure 2. TESTSHELL is an interface layer between
the piece of IP (Intellectual Property) and the host environment. This interface layer wraps the
piece of IP and has four modes of operation: function, IP test, interconnect test and bypass
[14].
TESTRAIL
TESTSHELL

Core A

TESTSHELL

Core B

TESTSHELL

Core C

Figure 7: TESTSHELL used with TESTRAIL[12]
TESTCOLLAR cells are added to pieces of IP for the primary purpose of isolation; isolating
the IP from the rest of the system to enable test or isolating the UDL (User Defined Logic)
from the rest of the system so that it and its interconnects can be tested [15]. The structure of
the TESTCOLLAR cell is shown in figure 3. There are three basic types of TESTCOLLAR
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cells: combinational, latched and registered. Full implementation of TESTCOLLAR at the
input and output of each component provides a double level test structure. Providing a “full
featured” TESTCOLLAR around each component can result in a double-level test structure,
i.e. observability and controllability. This double level test structure can lead to a higher cost
for the test structure implementation [15].
TESTBUS

IP1

IP2

TDI/O
SDO

SDI

TESTCOLLAR Cell
control

Figure 8: TESTCOLLAR [15]

d)

ARM (Advanced RISC Machines)

Given that many SoC test applications require access to individual cores as well as the
isolation of these cores, it would appear that the SoCs functional bus structure might be used
to realise a workable TAM. Some test applications of the well-known AMBA (Advanced
Micro-controller Bus Architecture) bus structure attempt to do this. An example [12] of
ARM’s AMBA system is shown in figure 4. 32 bit test vectors are passed from the IC pins to
the core under test using the EBI (External Bus Interface).
arbiter
On-chip

ARM
TREQA
TREQB
TACK
TBUS

memory

Processor

peripheral
peripheral
peripheral

TIC
EBI

APB

ASB

peripheral

bridge
decoder

Figure 9: ARMs AMBA System [12]
A more recent approach by ARM to tackle the SoC test issue is applied to their ETM10
(Embedded Trace Macro) [16], ETM10 is the embedded trace macro for the ARM10
processor. This is a real time module that is capable of instruction and data tracing. During
experimentation in 2002 by [16], the IEEE 1500 was applied to the ETM10 to implement it as
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a full scan core. Figure 5 shows how the IEEE 1500 wrapper was built around the ETM10. A
two-step approach was used to check the functionality of the IEEE 1500 wrapper. Firstly, test
patterns were generated using an ATPG tool and then verified with a Verilog test-bench on
the ETM10 without the WIR or WBY. Secondly the same patterns were applied with the WIR
and WBY included in the design with the ETM10. The ETM10s test coverage was the same
in each instance, showing that the IEEE 1500 test wrapper can be used without any
degradation in test coverage.
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Figure 10: ETM10 with IEEE 1500 Wrapper [16]
4.

SOFTWARE TOOLS AND TEST VECTOR COMPRESSION

Functional testing represented the first generation (1G) of IC test. The shift from functional
test to scan test represented the second generation (2G). The multimillion gate SOC provides
new challenges for the third generation (3G) of digital test [17].
Two critical challenges that test planning for SOC must address are: Handling the increase in
test suite sizes (“can we fit a new test suite on an existing ATE?”) and transporting test data to
cores embedded deep within the system (“Can we get test data to where we want it on chip
and can we do it on time?”) [18]. The pin count is one of the main causes of speed
degradation for test data transfer across the chip [19]. To reduce the number of test pins and
memory size required for ATE, the test data that is transferred between the ATE and the SOC
needs to be reduced. To reduce the test data, compaction and loss-less compression schemes
can be used. The techniques that can be used in these compaction and compression schemes
can be divided into three categories [20]:Vertical Compression (minimize the amount of test
data per ATE pin), Horizontal Compression (reduce the number of ATE channels) and
schemes that incorporate both vertical and horizontal compression. Horizontal compression
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can be achieved by serialising the test data. Data could be loaded serially using only one test
pin but this requires an increased memory depth and longer test time [20].
TAM design and test data compression offer promising solutions to the problem of ballooning
test data volume, more complex ATE requirements and the challenge of transporting test data
to the cores. In work conducted by [18] the use of data compression and TAM design is
presented as an integrated approach to modular SoC test.
a)

IBMs STUMPS

On-Product signature generation techniques are well known from Logic BIST. IBM’s
pioneering scan-based logic BIST is called STUMPS (Self Test Using a MISR (Multiple
Input Signature Register) and Parallel SRSG (Shift Register Sequence Generator)), which
uses a MISR at the outputs of product scan chains [21]. The OPMISR (On-Product MISR)
solution intends to reduce the required number of ATE pins as well as the amount of test
responses to send back to the ATE. Initially, the input and output circuit ports are merged into
bi-directional ports. Additionally, an MISR is inserted on scan chain outputs. The scan vector
signatures (compacted responses) are transmitted back to the ATE trough I/O ports instead of
bit-by-bit responses [20].
b)

SmartBIST

SmartBIST [22] is the name for a family of streaming scan test pattern decoders that are
suitable for on-chip integration. SmartBIST is the second phase of a technology roadmap that
combines the benefits of ATPG (Automatic Test Pattern Generation) and Logic BIST
techniques for the cost effective testing of 100M+ gate chips. The first phase, called OnProduct MISR or OPMISR, has already been implemented in the DFT and ATPG tools for
selective use on very large ASIC chips. The use of an OPMISR essentially eliminates most of
the data volume and solves some of the logic test throughput issues related to the test response
data. SmartBIST is intended for very large and complex designs.
c)

Linear Compression Schemes

Test vector compression schemes, as described by [23], that use only linear operations to
decompress the test vectors are called linear decompression schemes. Linear decompression
techniques exploit the unspecified (don’t care) bit positions in scan test cubes (i.e.
deterministic scan test vectors where the unassigned bit positions are left as don’t cares) to
achieve large amount of compression. Continuous flow linear decompressors are those that
receive data from the tester in a continuous-flow manner i.e. every cycle. These operate very
efficiently since they can be directly connected to the tester and they simply receive the data
as fast as the tester can transfer it.
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d)

Philips TR-Architect

The TR-Architect tool has been developed by Philips, which is designed to generate a test
architecture for SoCs that are more complex than just a handful of cores. (In the case of a SoC
with relatively few cores, it may be simpler to develop the test architecture manually.) TRArchitect accepts two inputs: a SoC data file and a list of user options. The SoC data file
consists of information about the SoC itself such as: the numbers of modules embedded in the
SoC, the number of inputs, outputs, bi-directionals, test patterns and the number of scan
chains and their lengths [24]. The user options list contains more information about the SoC
and its properties. These can be categorised as follows: Total number of SoC test pins, Types
of modules (hard/soft), External bypass per module, Test schedule type (serial/parallel), TAM
type (test bus/test rail), Architecture type and Test cost [24]. The TR-Architect tool supports
three types of architectures: Daisychain, Distributed and a Hybrid of the previous two as
shown in figure 6.
SoC

IN

SoC

SoC

IN

Core A

IN

Core A

OUT

Core A

Core B

IN

Core B

OUT

Core B

Core C

IN

Core C

OUT IN

Core C

OUT
OUT

OUT
(a)

(b)

(c)

Figure 11: (a) Daisychain, (b) Distribution, (c) Hybrid [24]
e)

IEEE 1450.6 CTL

The IEEE 1450.6 standard for Standard Test Interface Language (STIL) for digital test vector
data – Core Test Language (CTL) has recently been approved. IEEE 1450.6 describes CTL,
which has a close connection with the recently published IEEE 1500 standard for embedded
core based test. CTL is a language for capturing and expressing test-related information
for reusable cores, which is meant to co-exist with and complement information
expressed as a netlist. CTL is an extension of IEEE 1450 STIL and is a software language
that is targeted to SoC DFT. IEEE 1450.6 is used to describe IEEE 1500 wrappers. An
appropriate TAM and wrapper can be designed using the CTL description of a core. The
system integrator can test an embedded core and UDL around a core in a SoC using
information that is supplied by the CTL description of the core provided by the designer.
The bulk of the data in CTL is reusable without modification by using protocol
statements from the traditional STIL. CTL is machine and human readable therefore
allowing the CTL program to be used for documentation processes. This language is broad
enough to describe 1500, VSIA (Virtual Socket Interface Alliance) and even IEEE 1149.1
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[25]. It has been speculated by [26] that the IEEE 1450.6 could result in new and more
powerful test optimisation capability and it has been noted that some IEEE 1450.6 tools have
become available.
5.

EMBEDDED MEMORY TEST

The ITRS (International Technology Roadmap for Semiconductors) 2001 speculates that
embedded memories will dominate the majority of silicon area of a SoC (approximately 94%)
by the year 2014. If this trend is to continue it is likely that embedded memory yield will
worsen. The cost of memory testing increases with every new generation of memory chips
[27]. Embedded memories have several advantages that include: improved performance,
lower power consumption and overall cost. These advantages do have complications such as
yield limitations, higher mask cost and an increased development complexity. Some of the
strategies that are used to test embedded memories are introduced below.
a)

Fault Modelling

Fault modelling is the translation of physical defects to a mathematical construct that can be
operated upon algorithmically and understood by a software simulator to provide a quality
measurement. One of the most common fault models is the Stuck At Fault (SAF) but there are
many more. Static faults such as SAF and address decoder faults are sensitised by applying at
most one operation. Dynamic faults take place in the absence of static faults, which require
more than one operation to be performed sequentially in time so that they are sensitised. The
majority of tests used in industry target specific faults and therefore may not detect dynamic
faults [28].
b)

BIST

BIST is considered to be one of the most cost effective solutions for embedded memory test
[29]. The philosophy behind BIST is to let the hardware test itself. Although BIST is
considered to be one of the more cost effective methods to test embedded memory, it will face
challenges including: minimising the BIST overhead in both silicon area and routing,
adhering to power budget constraints and support of different types of memory [28]. A new
MBIST (Memory BIST) architecture is described by [30] which attempts to address some of
the above challenges. PBIST (Programmable BIST) is described by [31] that targets specific
faults in memory according to the user defined algorithm used. It is suggested by [32] that it is
possible to programme the BIST circuit using an on-chip microprocessor that almost any SoC
has incorporated into its design. This on-chip processor core can also be used to test other
cores on the same chip.
c)

BISR

BISR is used to enhance memory yield. Depending on redundancy and the BISR method used
it is possible to increase yield by between 5% and 20% [33]. Repair is essential for present
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and future memory technologies. The traditional way to perform memory repair is usually
external test and repair. All known repair algorithms are not optimal and future schemes must
consider practical issues including [28]: low hardware cost, test time reduction and ‘on the
fly’ repair.
d)

Hough Transform

Another strategy that has been investigated by [34] for the diagnosis of faults in embedded
memories, is the use of an image processing technique; the Hough transform. The Hough
transform is used to identify the most probable failure pattern among the set of possible ones
provided in a fault dictionary.
6. INDUSTRY ADOPTION OF CURRENT STANDARDS AND TEST
STRATEGIES.
Three examples of tools incorporating the new test strategies are described below.
The DFT compiler, SoCBIST by Synopsys [35] automates the creation and integration of IP
cores, optimised for test reuse. This tool is based on the IEEE 1450.6 standard. First, the DFT
Compiler automatically synthesizes test-reuse IP cores and creates CTL test models for them.
Synopsys' TetraMAX automatic test-pattern generation tool then creates reusable test patterns
for those cores. Finally, the SoCBIST tool reads the CTL models of these cores and
automatically integrates the cores into the overall SoC, reusing pre-supplied core test patterns
referenced from the SoC-level pattern set.[36]
Logic Vision has developed a test architecture for cores that are embedded within a SoC
called ELT (Embedded Logic Test) Core. ELT core operates by placing an ELT controller in
each logic block in the system. Each of these controllers supports random pattern testing and
external scan test. Each of the logic blocks within the system can be isolated using the ELT
controllers for multi-clock domain, at-speed testing. One of the isolation approaches,
dedicated isolation, supports the requirements of the IEEE 1500 standard for test ready cores.
Access to the ELT controllers is provided through a hierarchical TAP architecture compliant
with the IEEE 1500 standard. One of the advantages of using this IEEE 1500 standard
compliant approach is reduced global test signal routing [37].
The Standard for Embedded Core Test (SECT) eVC (Verification Components) by Globetech
Solutions [38] can verify a chain of one or more IEEE 1500 compliant core wrappers. The
eVCs are fully compliant with the IEEE 1500. The SECT eVC will also provide a feature in
the future that will support CTL based auto configuration.
7. CONCLUSION.
In this paper, we have looked at a number of important new techniques, which have been used
to test multi-core System-on-Chip designs. It is particularly useful to observe how some of
the analyses and proposals of the last decade or so have come to fruition in the form of
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implementation of some practical solutions.

Many of these solutions are similar to or

compatible with the proposals outlined in the recently adopted IEEE standards 1500 and
1450.6. In addition we have noted the release of some tools that incorporate elements of these
standards. These developments mean that the next few years will allow researchers to make a
realistic assessment of how well their efforts have succeeded in making real progress in
overcoming the many challenges of System-on-Chip testing.
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